A novel fabrication process is proposed to form an ion-sensitive field effect transistor (ISFET) with damage-free gate oxide and a threshold voltage (V T -tunable complementary metal-oxide semiconductor (CMOS) readout circuit with oxide-nitride-oxide (ONO) stacked gate dielectric simultaneously. In the ISFET, high-quality sensing oxide can be obtained by adopting a three-step sensing-area etch process that uses silicon nitride as an etch stopper. Furthermore, the V T value of the CMOS can be tuned appropriately by storing electrons or holes in the silicon nitride of the ONO gate stack through Fowler-Nordheim (FN) tunneling. By using a mixed-mode device and circuit simulations, the ability of minute V T tuning is verified in the ONO-stacked CMOS. Moreover, the influence of V T tuning on the sensitivity is investigated in a common source amplifier (CSA) readout circuit consisting of the ISFET and a MOSFET with the ONO gate stack.
INTRODUCTION
Since the development of nano-fabrication technology, biomedical detection devices capable of detecting small biological entities such as DNA, proteins, and viruses have been widely researched. [1] [2] [3] Among these biomedical detection devices, the silicon nanowire (SiNW) FET-based biosensor has been considered as a promising device due to its merits of high sensitivity, a low cost, and labelfree/real-time detection which originates from its high surface-to-volume ratio and rapid depletion/accumulation of charges. [4] [5] [6] [7] [8] In addition, a CMOS (for the readout circuit) can be co-integrated with SiNW biosensors by a top-down fabrication process. 8 9 Despite these advantages, several challenges for commercialization as chemical/biomedical sensors remain unsolved. Particularly, unstable operation caused by current drift (a change of the drain current with the measurement time under a fixed bias) has been one of the main * Author to whom correspondence should be addressed.
obstacles. In previous studies, 8 10 11 it was reported that the drift of the drain current (I D ) is mainly caused by the diffusion of ions into damaged sensing materials. Thus, a fabrication method by which damage-free sensing material can be simply obtained should be introduced.
In this report, we propose a simple fabrication method by which to form damage-free silicon oxide as a sensing material by means of the deposition of a top-oxide/nitride/ bottom-oxide (ONO) gate stack and the selective wet etching of the top oxide-nitride material. By adopting the proposed process, damage-free silicon oxide can be obtained in an ISFET region and the V T value of a CMOS in a readout circuit can simultaneously be adjusted by injecting electrons or holes into the nitride of the ONO gate stack given that the ONO of the CMOS is protected during the wet etching process. Through mixed-mode device and circuit simulations, the effects of V T tuning on the sensitivity of the sensor system consisting of the ISFET and the CMOS with the ONO gate stack are rigorously investigated. Figure 1(a) . Excluding the opening of the sensing area, all process steps of the ISFET are conducted simultaneously with the CMOS, as shown in the process flow of Figure 1( In order to obtain damage-free sensing oxide, a threestep etching process using silicon nitride as a wet etch stopper is proposed. A schematic diagram of the proposed etching method is illustrated in Figure 2 . The overall fabrication process is identical to that shown in Figure 1 indicates that the removal of the oxide is negligible during the wet etching of the silicon nitride, indicating that damage-free thermal bottom oxide with a targeted level of thickness can be obtained. After the three-step etching process, only the damage-free thermal bottom oxide will remain, which clearly shows much more stable sensing properties in terms of the current drift than the damaged oxide (As shown in Figs. 4(a) and (b) , showing that the ISFET with damaged sensing oxide experiences serious I D drift). Moreover, note that the CMOS in the readout circuit can have an ONO gate stack, as the entire region except for the sensing area of the ISFET is blocked throughout the proposed sensing-area etching process. Hence, the V T value of the CMOS in the readout circuit can be modulated by injecting electrons or holes into the nitride (i.e., the charge trapping layer) of the ONO gate stack. 
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MIXED-MODE COMMON SOURCE AMPLIFIER (CSA) SIMULATION
Considering the degree of process variability, V T variation of CMOSs in a readout circuit is unavoidable. At a fixed operation voltage, an inappropriate V T in the CMOS could directly affect the sensitivity of the ISFET-CMOS sensor system. To investigate the effects of a mismatched V T on the sensitivity of the sensor system, mixed-mode device and circuit simulations were conducted using a Sentaurus ™ TCAD simulator by Synopsys Inc. The structure and physical parameters of the ISFET (pH sensor) used in this simulation are shown in the insets of Figure 5 . First, the change of the transfer curve according to a change in the pH is verified in the ISFET. Figure 5 shows that the transfer curve becomes shifted positively with an increase in the pH. (In the simulations, the Stern layer is considered as a dielectric layer with a thickness of a few angstroms, 12 and the pH change is mimicked by adjusting the number of negative charges on the sensing oxide.) The program characteristics of the MOSFET with the ONO gate stack (MOSFET ONO are then simulated. The device structure of the MOSFET ONO is depicted in the inset of Figure 6 . All of the physical parameters of the MOSFET ONO are matched to those of the ISFET, and top oxide (10 nm)/nitride (7 nm)/bottom oxide (5 nm) are applied without a Stern layer. Figure 6 demonstrates that the V T of the MOSFET ONO can be finely modulated by adjusting the program voltage (V pgm and pulse width (t pgm , which implies that the V T of MOSFET in a readout circuit can be adjusted to a targeted value of V T .
To clarify the influence of a mismatched V T of a MOS-FET on the sensitivity of the ISFET-CMOS sensor system, a common source amplifier (CSA) voltage-readout circuit consisting of the ISFET and the MOSFET ONO was used. As shown in Figures 7(a and b) , in the CSA, the ISFET and the MOSFET ONO are connected in a series and a fixed liquid gate bias (V LG /gate bias (V G condition is applied to each devices. 9 The CSA converts the pH-induced current change of the ISFET to that of the output voltage (V OUT according to the resistance ratio between the resistance of the ISFET (R ISFET and the resistance of the MOSFET ONO (R MOS . Figure 8 shows the voltage transfer characteristics (VTCs) of the CSA for different pH levels at a fixed V LG value of 1.5 V. The VTC shifts negatively at a higher pH level because as the pH level increases (i.e., as the concentration of H + ions decreases), the I D of the ISFET decrease and thus R ISFET increases. The sensitivity levels of Figure 9 shows the extracted sensitivities of the CSAs with a V G value of 1.1 V as a function of the V T value of the MOSFET ONO . The sensitivity is maximized within the range between V T = 0 5 V and 0.9 V. (Out of this range, the sensitivity decreases sharply). This sensitivity reduction results from the resistance mismatch between R ISFET and R MOS because the sensitivity is aggravated when R ISFET or R MOS is much larger than its respective counterpart. 
CONCLUSION
In this study, we proposed a simple fabrication method which uses the deposition of an ONO gate stack and the selective etching of a top-oxide nitride layer to obtain damage-free silicon oxide in the ISFET region. In the proposed fabrication scheme, both the V T -tunability of CMOSs in a readout circuit as well as the stable silicon oxide of the ISFET were realized because the ONO stack in the CMOS region is entirely blocked throughout the sensing-area etching process. The V T value of the CMOS with the ONO gate stack could be adjusted appropriately by controlling V pgm and t pgm , as demonstrated in a device simulation. The importance of V T matching in the ISFET-CMOS system was also verified using a mixedmode device and a circuit (CSA) simulation.
